






D					Title	
C						
B						
A	@DrawnBy		@CheckedBy			
rev.	drawn	sign	checked	sign	DOC Number	
Size A4	PCB Name @PCBName				@DOCNumber	
Date: 24.01.2016					Page 1 of 17	



D					Title OpenWRT box PMIC
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	
Size	PCB Name @PCBName				DOC Number
A4					@DOCNumber
Date: 25.01.2016					Page 2 of 17




D					Title OpenWRT box MCU (DDR2)
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					Page 3 of 17





NOTES:
 Keep nets as short as possible, therefore, DDR2 devices have to be placed close as possible of SAMA5D36
 The layout EBI DDR2 should use controlled impedance traces of $Z_0 = 50\Omega$ characteristic impedance
 Address, control and data traces may not exceed 1.3 inches (33.0 mm).
 Address, control and data traces must be length-matched to within 0.1 inch (2.54mm).
 Address, control and data traces must match the data group trace lengths to within 0.25 inches (6.35mm).





D					Title
C					OpenWRT box
B					DDR2 Memory
A	@	DrawnBy	@	CheckedBy	
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName				DOC Number @DOCNumber
Date: 25.01.2016					Page 4 of 17





D					Title OpenWRT box MCU (GPIO p1)
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName			DOC Number @DOCNumber	
Date: 25.01.2016					Page 5 of 17




D					Title OpenWRT box MCU (GPIO p2)
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					Page 6 of 17




D					Title OpenWRT box	
C						
B					MCU (GPIO p3, Flash memory)	
A	@ DrawnBy		@ CheckedBy			
rev.	drawn	sign	checked	sign		
Size	PCB Name @PCBName				DOC Number	
A4					@DOCNumber	
Date: 25.01.2016					Page 7 of 17	




D					Title OpenWRT box MCU (MISC)
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName			DOC Number @DOCNumber	
Date: 25.01.2016					Page 8 of 17




D					Title OpenWRT box Dual Ethernet
C					
B					
A	@	DrawnBy	@	CheckedBy	
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					Page 10 of 17



D					Title OpenWRT box MicroSD slot
C					
B					
A	@DrawnBy		@CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					Page 11 of 17



D					Title OpenWRT box WiFi
C					
B					
A	@DrawnBy		@CheckedBy		
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName			DOC Number @DOCNumber	
Date: 25.01.2016					Page 12 of 17









1	USBH_VBUS	XUSBHOST1
2	USBH_DM_CONN	XUSBHOST1
3	USBH_DP_CONN	XUSBHOST1
4	GND	XUSBHOST1

Molex 48204-0001


1	USBD_VBUS	XUSBMICRO1
2	USBD_DM_CONN	XUSBMICRO1
3	USBD_DP_CONN	XUSBMICRO1
4	USBD_ID	XUSBMICRO1
5	GND	XUSBMICRO1

ZX62D-AB-5P8

D					Title OpenWRT box USB
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					
					Page 13 of 17




D					Title OpenWRT box MAX10
C					
B					
A	@ DrawnBy		@ CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number
Size A4	PCB Name @PCBName				@DOCNumber
Date: 25.01.2016					Page 14 of 17



LAYOUT NOTES:
 - LVDS pairs should be routed as LVDS 100-Ohm,
 - Place LVDS 100-ohm resistors near FPGA.


D					Title OpenWRT box MAX10
C					
B					
A	@	DrawnBy	@	CheckedBy	
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName			DOC Number @DOCNumber	
Date: 25.01.2016					Page 15 of 17




D					Title OpenWRT box Connection
C					
B					
A	@	DrawnBy	@	CheckedBy	
rev.	drawn	sign	checked	sign	
Size A4	PCB Name @PCBName				DOC Number @DOCNumber
Date: 25.01.2016					Page 16 of 17




FPGA LVDS port



FPGA analog port



FPGA I/O port



D					Title OpenWRT box Connection (FPGA)
C					
B					
A	@DrawnBy		@CheckedBy		
rev.	drawn	sign	checked	sign	DOC Number @DOCNumber
Size A4	PCB Name @PCBName				
Date: 25.01.2016					Page 17 of 17